• No results found

Next lot of 3-D detectors at SINTEF

N/A
N/A
Protected

Academic year: 2022

Share "Next lot of 3-D detectors at SINTEF"

Copied!
10
0
0

Laster.... (Se fulltekst nå)

Fulltekst

(1)

ATLAS meeting 09.01, 2009

T. E. Hansen, A. Kok, T. A. Hansen, N. Lietaer, M. Mielnik, P. Storås, G. U. Jensen

Next lot of 3-D detectors at SINTEF

(2)

SINTEF 3D - 3E

0,00 0,20 0,40 0,60 0,80 1,00 1,20 1,40 1,60 1,80 2,00

0 10 20 30 40 50 60 70 80

Reverse bias (V)

Leakage current per pixel (nA)

ALTAS 3E chip – average pixel leakage current

calculated from measurement of total leakage current – 2700 pixels

(3)

ALTAS 4E chip – average pixel leakage current

calculated from measurement of total leakage current – 2700 pixels 4 different chips

SINTEF 3D Prototype

0,00 1,00 2,00 3,00 4,00 5,00

0 20 40 60 80 100

V Reverse bias

nA

Detector 21 Detector 28 Detector 42 Detector 48

(4)

Inter pixel / strip resistance

Measured between n-electrodes in neighbouring pixels/strips at 60 V

4E structures:

100-300 MΩ

3E structures:

300-500 MΩ

2E structures:

600-800 MΩ

Baby strip:

6.0 - 6.5 GΩ

(5)

Hit map recorded with SINTEF bump bonded 3D –detector.

Americium source

(6)

depletion

layer depletion

layer

p-active edge p-spray n-electrode p-electrode

depletion layer

p-spray

n-substrate

saw line

depletion layer

p-active edge p-spray n-electrode p-electrode

depletion layer

p-spray

p-substrate

saw line

Why n-readout 3D- detectors made on p-substrates are more robust n-substrate

p-substrate

(7)

Second 3D-run at SINTEF

N - readout devices on p-wafers. P-doped active edge acts as depletion stop and not part of pn-junction. More robust!

Wafer specifications

1. Based on experiences from first run focus on

Reduce wafer stress and bow to improve lithography and reduce breakage

Improve on topography

2. New AMS 200 ISPEEDER to be used for DRIE etching 3. Mask design completed including ATLAS, CMS and

10000 Ωcm

12 V

6 V

3.5 V 285 µm, 6 pcs

2E 3E

4E 200 µm, 17 pcs

Depl. Voltage 4 - inch

(8)

Tuning of AMS 200 ISPEEDER “IPROD” for next SINTEF 3D – run

14 µm holes through 320 µm thick wafer bonded to support wafer in 40 min etch time

Etch stop against oxide with no notching

14 µm hole 320 µm wafer

support wafer

Detail at bottom

Etch stop at oxide with no notching

(9)

Further tuning of AMS 200 ISPEEDER “IPROD”

after installing high selectivity kit Etching Si with ≈1000 selectivity to SiO2

14 µm holes, 200 and 320 µm deep

200 µm deep hole

No problem at wafer edge due to high Si to SiO selectivity

320 µm deep hole

Still need manual manual protection with photo resist to keep Al mask at

(10)

MASK LAYOUT FOR 2

nd

RUN

Photo masks ordered November 12, 2008

1E, 2E, 3E, 4E, 5E test structures

Medipix chips

ATLAS 1E, 2E, 3E, 4E, 5E chips

CMS type structures, 14.6 % of wafer area

Atlas FE- I chips 2E configuration

Referanser

RELATERTE DOKUMENTER

A deep reactive ion etching process was also developed to etch 14 μm round holes through 250 μm thick silicon wafer.. The first run is now fully completed and preliminary results

 Thinned ASIC IC flip-chipped to MEMS wafer with solder bumps.  Known

In a biodegradation study of a paraffinic oil (Macondo) with two oil-droplet sizes (median droplet diameters of 10 µm and 30 µm), using TRD subsurface seawater and 5 °C incu-

The I-V tests of the fabricated 3D CMS pixel detectors have been performed on wafer at SINTEF. Five chips with 2E configuration and five chips with 4E configuration from each

SEM image of DRIE holes resulted from a process in attempt to achieve 14µm round holes with an aspect ratio of 20:1 using an oxide mask.. Limited by the selectivity of oxide mask,

The two key process technologies required for 3D integration are the fabrication of through silicon/substrate vias (TSVs) and chip-to-wafer or wafer-to-wafer bonding.. The

Only the first three wafers were etched with satisfactory results (column 12), whereas the rest of the wafers were poorly etched (column 13). A reduced wafer-to-wafer etch rate and

Etch of the cavity housing the inertial sensor (a), Etch of the TSVs (b), oxidation of the wafer (c), fusion bonding of the capping wafer onto the device layer (d) and (e), Vias